Preparing for Excellence...
We have recently migrated this portal from React JS to Next.js, and the setup is currently under migration. If you are experiencing any technical issues (e.g., while giving mock tests), please use the old portal: https://mathemsolvex.vercel.app/
If you have suggestions or want to help with the process, please contact the developer via LinkedIn: Vivek Kumar or WhatsApp: +91 9354368207. We are working hard to help you out. Best of luck!
— Vivek Kumar
Master your MCA entrance preparation with over 17 years of solved PYQs from NIMCET, CUET PG, and top universities. Get detailed step-by-step solutions and expert insights—all 100% free.
Don't just practice questions—simulate the real exam. Browse our interactive Full Year-wise Question Papers to build your speed and accuracy.
Browse Full Papers →Jump directly into topic-wise PYQs with exam details — marks, time, and negative marking.
In memory management, which of the following allows non-contiguous memory allocation?
Which of these operators is used to allocate memory to array variable in Java?
A 32 bit wide main memory with a capacity of 1 GB is built using 256 m×4 bits DRAM chips. The number of rows memory cells in the DRAM chip is 214. The time taleen to perform one refresh operation is 50 nanoseconds. The refresh period is 2 milli seconds The percentage (rounded to the closest integer) of the time available for performing the memory read/write operations in the main memory unit is___________.
The amount of time required to read a block of data from a disk into memory is composed of seek time, rotational latency and transfer time. Rotational latency refers to
Consider a system with 1K pages and 512 frames and each page is of size 2KB. How many bits are required to represent the virtual address space memory.
Match List-I with List-II
|
List-I |
List-II |
||
|
A. |
Flash memory |
I. |
Oldest and Slowest |
|
B. |
PMOS |
II. |
Used in large scale integration (LSI) |
|
C |
NMOS |
III. |
Least power consumption. |
|
D. |
CMOS |
IV. |
Non volatile RAM which is powered continuously. |
Choose the correct answer from the options given below
The idea of cache memory is based on the which of the following?
On a system using simple segmentation, following is the segement table
|
Segment |
Limit |
Base |
|
0 |
500 |
1000 |
|
1 |
200 |
2000 |
|
2 |
300 |
2500 |
|
3 |
100 |
1700 |
What is the physical address for the logical address 2, 212?
External fragmentation occurs
Consider the following type of memories.
(A). Hard Disk Drive (HDD)
(B). Cache Memory
(C). Random Access Memory
(D). Register
Arrange the above memories according to their access speed (from fastest to slowest)
Yes. We continuously update question tags and solutions to reflect the latest pattern and syllabus.
All listed questions include detailed step-by-step solutions, and many also include short video explanations.
Use the filters for exam and subject, and the search box for topics, keywords, or formula names.
No, Mathem Solvex Offers you everything for free, you do not need to pay anything for question bank You will get NIMCET and CUET PYQ and all the information for free.